

# Memory FeRAM

## 4 M (512 K × 8) Bit SPI

## MB85RS4MT

### ■ DESCRIPTION

MB85RS4MT is a FeRAM (Ferroelectric Random Access Memory) chip in a configuration of 524,288 words × 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS4MT adopts the Serial Peripheral Interface (SPI).

The MB85RS4MT is able to retain data without using a back-up battery, as is needed for SRAM.


The memory cells used in the MB85RS4MT can be used for  $10^{13}$  read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM.

MB85RS4MT does not take long time to write data like Flash memories or E<sup>2</sup>PROM, and MB85RS4MT takes no wait time.

### ■ FEATURES

- Bit configuration : 524,288 words × 8 bits
- Serial Peripheral Interface : SPI (Serial Peripheral Interface)
  - Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)
- Operating frequency : 40MHz (Max)
- High endurance :  $10^{13}$  times / byte
- Data retention : 10 years (+85 °C), 95 years(+55 °C), over 200 years(+35 °C)
- Operating power supply voltage : 1.8 V to 3.6 V
- Low power consumption : Operating power supply current 2.6mA (Max@40 MHz)
  - Standby current 50  $\mu$ A (Max)
  - Sleep current 8 $\mu$ A (Max)
- Operation ambient temperature range : -40 °C to +85 °C
- Package : 8-pin plastic SOP (208mil)
  - RoHS compliant


## ■ PIN ASSIGNMENT



## ■ PIN FUNCTIONAL DESCRIPTIONS


Pin No.	Pin Name	Functional description
1	$\overline{CS}$	Chip Select pin This is an input pin to make chips select. When $\overline{CS}$ is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When $\overline{CS}$ is "L" level, device is in select (active) status. $\overline{CS}$ has to be "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin.
3	$\overline{WP}$	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN. See "■ WRITING PROTECT" for detail.
7	$\overline{HOLD}$	Hold pin This pin is used to interrupt serial input/output without making chips deselect. When HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. See "■ HOLD OPERATION" for detail.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FeRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	VSS	Ground pin

## ■ BLOCK DIAGRAM




## ■ SPI MODE

MB85RS4MT corresponds to the SPI mode 0 ( $\text{CPOL} = 0$ ,  $\text{CPHA} = 0$ ) , and SPI mode 3 ( $\text{CPOL} = 1$ ,  $\text{CPHA} = 1$ ).




## ■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS4MT works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



MOSI : Master Out Slave In  
MISO : Master In Slave Out  
SS : Slave Select

System Configuration with SPI Port



System Configuration without SPI Port

## ■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FeRAM). WPEN protects writing to a status register (refer to "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	—	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect
2	BP0	This is a bit composed of nonvolatile memory. This defines size of write protect block for the WRITE command (refer to "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	Write Enable Latch This indicates FeRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. After power ON. After WRDI command recognition. After return from SLEEP mode. Achieving continuous writing mode, WEL is not reset after following operations making it possible to execute writing commands continuously. After WRSR command recognition. After WRITE command recognition.
0	0	This is a bit fixed to "0".

## ■ OP-CODE


MB85RS4MT accepts 9 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If CS is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110 <sub>B</sub>
WRDI	Reset Write Enable Latch	0000 0100 <sub>B</sub>
RDSR	Read Status Register	0000 0101 <sub>B</sub>
WRSR	Write Status Register	0000 0001 <sub>B</sub>
READ	Read Memory Code	0000 0011 <sub>B</sub>
WRITE	Write Memory Code	0000 0010 <sub>B</sub>
RDID	Read Device ID	1001 1111 <sub>B</sub>
FSTRD	Fast Read Memory Code	0000 1011 <sub>B</sub>
SLEEP	Sleep Mode	1011 1001 <sub>B</sub>

## ■ COMMAND


### • WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) .




### • WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset.




- **RDSR**

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of CS.



- **WRSR**


The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to “0” and cannot be written. The SI value corresponding to bit 0 is ignored. WP signal level shall be fixed before performing WRSR command, and do not change the WP signal level until the end of command sequence.



# MB85RS4MT


## • READ

The READ command reads FeRAM memory cell array data. Arbitrary 24 bits address and op-code of READ are input to SI. The 5-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When CS is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before CS rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.




## • WRITE

The WRITE command writes data to FeRAM memory cell array. WRITE op-code, arbitrary 24 bits of address and 8 bits of writing data are input to SI. The 5-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FeRAM memory cell array. Risen CS will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before CS rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely.




### • FSTRD

The FSTRD command reads FeRAM memory cell array data. Arbitrary 24 bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. The 5-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When CS is risen, the FSTRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before CS rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.



### • RDID


The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until CS is risen.




## • SLEEP

The SLEEP command shifts the LSI to a low power mode called “SLEEP mode”. The transition to the SLEEP mode is carried out at the rising edge of CS after operation code in the SLEEP command. However, when at least one SCK clock is inputted before the rising edge of CS after operation code in the SLEEP command, this SLEEP command is canceled.

After the SLEEP mode transition, SCK and SI inputs are ignored and SO changes to a Hi-Z state. If input pin(s) other than CS pin is (are) not fixed to VSS or VDD, through current may flow.



Returning to normal operation from the SLEEP mode is carried out after  $t_{REC}$  (Max 400  $\mu$ s) time from the falling edge of CS (see the figure below). It is possible to return CS to H level before  $t_{REC}$  time. However, it is prohibited to bring down CS to L level again during  $t_{REC}$  period.



## ■ BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	60000 <sub>H</sub> to 7FFFF <sub>H</sub> (upper 1/4)
1	0	40000 <sub>H</sub> to 7FFFF <sub>H</sub> (upper 1/2)
1	1	00000 <sub>H</sub> to 7FFFF <sub>H</sub> (all)


## ■ WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

## ■ HOLD OPERATION

Hold status is retained without aborting a command if HOLD is "L" level while CS is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the HOLD pin transited to "L" level when SCK is "L" level, return the HOLD pin to "H" level at SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level, return the HOLD pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If CS is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.



## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage*	V <sub>DD</sub>	- 0.5	+ 4.0	V
Input voltage*	V <sub>IN</sub>	- 0.5	V <sub>DD</sub> + 0.5 ( $\leq$ 4.0)	V
Output voltage*	V <sub>OUT</sub>	- 0.5	V <sub>DD</sub> + 0.5 ( $\leq$ 4.0)	V
Operation ambient temperature	T <sub>A</sub>	- 40	+ 85	°C
Storage temperature	T <sub>STG</sub>	- 55	+ 125	°C

\*:These parameters are based on the condition that V<sub>SS</sub> is 0 V.

**WARNING:** Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.  
Do not exceed any of these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage <sup>*1</sup>	V <sub>DD</sub>	1.8	3.3	3.6	V
Operation ambient temperature <sup>*2</sup>	T <sub>A</sub>	- 40	—	+ 85	°C

\*1: These parameters are based on the condition that V<sub>SS</sub> is 0 V.

\*2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.  
Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

## ■ ELECTRICAL CHARACTERISTICS

### 1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Input leakage current* <sup>1</sup>	I <sub>UL</sub>	0 ≤ CS < V <sub>DD</sub>	—	—	200	μA
		CS = V <sub>DD</sub>	—	—	1	
		WP, HOLD, SCK SI = 0 V to V <sub>DD</sub>	—	—	1	
Output leakage current* <sup>2</sup>	I <sub>OL</sub>	SO = 0 V to V <sub>DD</sub>	—	—	1	μA
Operating power supply current	I <sub>DD</sub>	SCK = 1MHz	—	0.15	0.25	mA
		SCK = 33 MHz	—	1.5	2.1	
		SCK = 40 MHz	—	1.8	2.6	
Standby current	I <sub>SB</sub>	SCK = SI = CS = V <sub>DD</sub>	—	10	50	μA
Sleep current	I <sub>ZZ</sub>	CS = V <sub>DD</sub> All inputs V <sub>SS</sub> or V <sub>DD</sub>	—	5	8	μA
Input high voltage	V <sub>IH</sub>	V <sub>DD</sub> = 1.8 V to 3.6 V	V <sub>DD</sub> × 0.7	—	V <sub>DD</sub> + 0.5	V
Input low voltage	V <sub>IL</sub>	V <sub>DD</sub> = 1.8 V to 3.6 V	– 0.5	—	V <sub>DD</sub> × 0.3	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = – 2 mA	V <sub>DD</sub> – 0.5	—	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	—	—	0.4	V
Pull up resistance for CS	R <sub>P</sub>	—	18	33	80	kΩ

\*1 : Applicable pin : CS, WP, HOLD, SCK, SI

\*2 : Applicable pin : SO

## 2. AC Characteristics

Parameter	Symbol	Value				Unit	
		$V_{DD} = 1.8 \text{ V to } 2.7 \text{ V}$		$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$			
		Min	Max	Min	Max		
SCK clock frequency	$f_{CK}$	0	33	0	40	MHz	
Clock high time	$t_{CH}$	13	—	11	—	ns	
Clock low time	$t_{CL}$	13	—	11	—	ns	
Chip select set up time	$t_{CSU}$	10	—	10	—	ns	
Chip select hold time	$t_{CSH}$	10	—	10	—	ns	
Output disable time	$t_{OD}$	—	12	-	12	ns	
Output data valid time	$t_{ODV}$	—	13	-	9	ns	
Output hold time	$t_{OH}$	0	—	0	—	ns	
Deselect time	$t_D$	40	—	40	—	ns	
Data in rising time	$t_R$	—	50	-	50	ns	
Data falling time	$t_F$	—	50	-	50	ns	
Data set up time	$t_{SU}$	5	—	5	—	ns	
Data hold time	$t_H$	5	—	5	—	ns	
HOLD set uptime	$t_{HS}$	10	—	10	—	ns	
HOLD hold time	$t_{HH}$	10	—	10	—	ns	
HOLD output floating time	$t_{HZ}$	—	20	—	20	ns	
HOLD output active time	$t_{LZ}$	—	20	—	20	ns	
SLEEP recovery time	$t_{REC}$	—	400	—	400	$\mu\text{s}$	

### AC Test Condition

Power supply voltage : 1.8 V to 3.6 V

Operation ambient temperature : -40 °C to +85 °C


Input voltage magnitude :  $V_{DD} \times 0.7 \leq V_{IH} \leq V_{DD}$   
 $0 \leq V_{IL} \leq V_{DD} \times 0.3$

Input rising time : 5 ns

Input falling time : 5 ns

Input judge level :  $V_{DD}/2$


Output judge level :  $V_{DD}/2$

**AC Load Equivalent Circuit****3. Pin Capacitance**


Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Output capacitance	$C_o$	$V_{DD} = V_{IN} = V_{OUT} = 0 \text{ V}$ , $f = 1 \text{ MHz}$ , $T_A = +25 \text{ }^\circ\text{C}$	—	8	pF
Input capacitance	$C_i$		—	6	pF

## ■ TIMING DIAGRAM


- Serial Data Timing



- Hold Timing



## ■ POWER ON/OFF SEQUENCE



Parameter	Symbol	Value		Unit	condition
		Min	Max		
CS level hold time at power OFF	tpd	0	—	ns	$V_{DD}=2.7 \text{ to } 3.6V$
		400	—		$V_{DD}=1.8 \text{ to } 2.7V$
CS level hold time at power ON	tpu	250	—	μs	
Power supply rising time	tr	0.05	—	ms/V	
Power supply falling time	tf	0.1	—	ms/V	

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

## ■ FeRAM CHARACTERISTICS

Parameter	Value		Unit	Remarks
	Min	Max		
Read/Write Endurance*1	$10^{13}$	—	Times/byte	Operation Ambient Temperature $T_A = + 85^\circ C$ Total number of reading and writing.
Data Retention*2	10	—	Years	Operation Ambient Temperature $T_A = + 85^\circ C$
	95	—		Operation Ambient Temperature $T_A = + 55^\circ C$
	$\geq 200$	—		Operation Ambient Temperature $T_A = + 35^\circ C$

\*1 : Total number of reading and writing defines the minimum value of endurance, as an FeRAM memory operates with destructive readout mechanism.

\*2 : Minimum values define retention time of the first reading/writing data after shipment, and these values are calculated by qualification results.


## ■ NOTE ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

## ■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant	MB85RS4MTPF-G-BCE1 MB85RS4MTPF-G-BCERE1	$\geq  2000\text{ V} $
ESD CDM (Charged Device Model) JESD22-C101 compliant		$\geq  1000\text{ V} $
Latch-Up (C-V Method) Proprietary method		$\geq  200\text{ V} $

- C-V method of Latch-Up Resistance Test



Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5times, this test must be stopped immediately.

## ■ REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

## ■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


**■ ORDERING INFORMATION :**

Part number	Package	Shipping form	Minimum shipping quantity
MB85RS4MTPF-G-BCE1	8-pin plastic SOP (208mil)	Tube	— *
MB85RS4MTPF-G-BCERE1	8-pin plastic SOP (208mil)	Embossed Carrier tape	500

\* : Please contact our sales office about minimum shipping quantity.


## ■ PACKAGE DIMENSIONS

 <b>8-pin plastic SOP (208mil)</b>  <b>MB85RS4MTPF-G-BCE1</b> <b>MB85RS4MTPF-G-BCERE1</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tbody> <tr> <td style="padding: 5px;">Lead pitch</td><td style="padding: 5px;">1.27 mm</td></tr> <tr> <td style="padding: 5px;">Package width × package length</td><td style="padding: 5px;">5.30 mm × 5.65 mm</td></tr> <tr> <td style="padding: 5px;">Lead shape</td><td style="padding: 5px;">Gullwing</td></tr> <tr> <td style="padding: 5px;">Sealing method</td><td style="padding: 5px;">Plastic mold</td></tr> <tr> <td style="padding: 5px;">Mounting height</td><td style="padding: 5px;">1.73 mm MAX</td></tr> <tr> <td style="height: 40px;"></td><td></td></tr> <tr> <td style="height: 40px;"></td><td></td></tr> </tbody> </table>	Lead pitch	1.27 mm	Package width × package length	5.30 mm × 5.65 mm	Lead shape	Gullwing	Sealing method	Plastic mold	Mounting height	1.73 mm MAX				
Lead pitch	1.27 mm														
Package width × package length	5.30 mm × 5.65 mm														
Lead shape	Gullwing														
Sealing method	Plastic mold														
Mounting height	1.73 mm MAX														



■ MARKING (Example)

[MB85RS4MTPF-G-BCE1]  
[MB85RS4MTPF-G-BCERE1]



[8-pin plastic SOP 208mil]

S4MT: Product name  
11900: 1(CS code) + 1900(Year and Week code)  
V00: Trace code


# MB85RS4MT

## ■ PACKING INFORMATION

### 1. Tube (MB85RS4MTPF-G-BCE1)


#### 1.1 Tube Dimensions

- Tube/stopper shape (example)



- Tube cross-sections and Maximum quantity


Maximum quantity		
pcs/tube(509mm)	pcs/inner box	pcs/outer box
80	4,000	16,000



No heat resistance.  
Package should not be baked by using tube.


(Dimensions in mm)

- Direction of index in tube



**1.2 Product label indicators (example)**


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)  
[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



# MB85RS4MT

## 1.3 Dimensions for Containers


### (1) Dimensions for inner box



L	W	H
533	124	73

(Dimensions in mm)

### (2) Dimensions for outer box



L	W	H
549	277	180

(Dimensions in mm)

**2. Emboss Tape (MB85RS4MTPF-G-BCERE1)****2.1 Tape Dimensions (not drawn to scale)(8-pin plastic SOP 208mil)**

Maximum storage capacity		
pcs/reel( $\phi 254\text{mm}$ )	pcs/inner box	pcs/outer box
500	500 (1 pack/inner box)	3,000 (6 inner boxes/outer box:Max.)

The technical drawing illustrates the layout and dimensions of the emboss tape. The top view shows a series of rectangular pads arranged in two rows. The distance between the centers of the pads in the first row is 12.0 mm, and the distance between the centers of the pads in the second row is 16.0 mm. The width of each pad is 7.5 mm. The height of the tape is 1.75 mm. The distance from the center of a pad in the first row to the center of a pad in the second row is 4.0 mm. A dimension 'B' indicates the distance from the edge of a pad to the edge of the next pad in the same row. Two cross-sectional views are provided: SEC.A-A, which shows a thickness of 3.3 mm at the center and 8.3 mm at the edges; and SEC.B-B, which shows a thickness of 6.8 mm at the center and 0.3 mm at the edges.

(Dimensions in mm)



Heat proof temperature : No heat resistance.

Package should not be baked by using tape and reel.

# MB85RS4MT




## 2.2 IC orientation

• example



## 2.3 Reel dimensions

Reel cutout dimensions




Dimensions in mm


A	B	C	W1	W2
254	100	13	17.5	21.5

## 2.4 Product label indicators (example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)  
[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]




Label II: Moisture Barrier Bag (It sticks it on the Aluminum laminated bag)  
SOP8 [MSL Label (100mm × 70mm)]



# MB85RS4MT

## 2.5 Dimensions for Containers


### (1) Dimensions for inner box



Tape width	L	W	H
12	265	262	51

(Dimensions in mm)

### (2) Dimensions for outer box



L	W	H
549	277	180

(Dimensions in mm)

# MB85RS4MT

## ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn left side of that page.

Page	Section	Change Results
—	Overall	Following technical word is revised to more commonly used one. FRAM to FeRAM

# MB85RS4MT

富士通セミコンダクターメモリソリューション株式会社

〒 222-0033

神奈川県横浜市港北区新横浜二丁目 100 番 45 (新横浜中央ビル)

<https://www.fujitsu.com/jp/fsm/>

本資料の記載内容は、予告なしに変更することがありますので、製品のご購入やご使用などのご用命の際は、当社営業窓口にご確認ください。

本資料に記載された動作概要や応用回路例などの情報は、半導体デバイスの標準的な動作や使い方を示したもので、実際に使用する機器での動作を保証するものではありません。したがって、お客様の機器の設計においてこれらを使用する場合は、お客様の責任において行ってください。これらの使用に起因する損害などについては、当社はその責任を負いません。

本資料は、本資料に記載された製品および動作概要・回路図を含む技術情報をについて、当社もしくは第三者の特許権、著作権等の知的財産権やその他の権利の使用権または実施権を許諾するものではありません。また、これらの使用について、第三者の知的財産権やその他の権利の実施ができるとの保証を行ふものではありません。したがって、これらの使用に起因する第三者の知的財産権やその他の権利の侵害などについて、当社はその責任を負いません。

本資料に記載された製品は、通常の産業用、一般事務用、パーソナル用、家庭用などの一般的用途に使用されることを意図して設計・製造されています。極めて高度な安全性が要求され、仮に当該安全性が確保されない場合、直接生命・身体に対する重大な危険性を伴う用途（原子力施設における核反応制御、航空機自動飛行制御、航空交通管制、大量輸送システムにおける運行制御、生命維持のための医療機器、兵器システムにおけるミサイル発射制御など）、または極めて高い信頼性が要求される用途（海底中継器、宇宙衛星など）に使用されるよう設計・製造されたものではありません。したがって、これらの用途へのご使用をお考えのお客様は、必ず事前に当社営業窓口までご相談ください。ご相談なく使用されたことにより発生した損害などについては、当社は責任を負いません。

半導体デバイスには、ある確率で故障や誤動作が発生します。本資料に記載の製品を含め当社半導体デバイスをご使用いただく場合は、当社半導体デバイスに故障や誤動作が発生した場合も、結果的に人身事故、火災事故、社会的な損害などを生じさせないよう、お客様の責任において、装置の冗長設計、延焼対策設計、過電流防止対策設計、誤動作防止設計などの安全設計をお願いします。

本資料に記載された製品および技術情報を輸出または非居住者に提供する場合は、外国為替及び外国貿易法および米国輸出管理関連法規などの規制をご確認の上、必要な手続きをおとりください。

本資料に記載されている社名および製品名などの固有名詞は、各社の商標または登録商標です。